RISC-V CPU
Published:
Course MS108, an emulated RISCV32I CPU written in verilog. Our final code could be loaded into a FPGA board to run real RISC-V programs.
In this project, we implemented a 5-pipelined CPU according to our own design. The whole structure can be shown as following:
